A New Reduced Clock Power Flip-flop for Future SOC Applications

Student Name: T.Kavitha PG Student, JNTU Anantapur

Guide: Dr.V.Sumalatha Associate Professor, JNTU Anantapur

Abstract: In this paper a novel technique is proposed based on the comparison between Conventional Conditional Data Mapping Flip-flop and Clock Pair Shared D flip flop(CPSFF) here we are checking the working of CDMFF and the conventional D Flip-flop. Due to the immense growth in nanometer technology the SOC is became the future concept of the modern electronics the number of clock transistors are also considerably increased. In this paper we propose a new system which will considerably reduce the number of transistor which will lead to the reduction in clocking power which will improve the overall power consumption.Our proposed which is designed using Pass Transistor Logic (LCPTFF) Low Power Clocked Pass Transistor Flip-Flop system is showing much better output than all other designs as mentioned in the tabulation. The simulations are done using Microwind& DSCH analysis software tools and the result between all those types are listed below.

Keywords: Flip-flop, Low Power Clocking System, Sequential Elements, DSCH, Microwind.

I. Introduction

Sequential logic elements perform as many different functions as combinational logicelements; however, they do carry out certain well-defined functions, which have beengiven names.

We now introduce a new type of circuit that is constructed from devices that remember theirprevious inputs. The logic circuits in previously were all built with combinational elements whoseoutputs are functions of their inputs only. Given knowledge of a combinational circuit's inputsand its Boolean function, we can always calculate the state of its outputs. The output of asequential circuit depends not only on its current inputs, but also on its previous inputs. Even if we know a sequential circuit's Boolean equations, we can't determine its output state withoutknowing its past history (i.e. its previous internal states). The basic building blocks of sequential circuits are the flip-flop, bistable, and latch just as the basic building block of the combinational circuit is the gate. It's not our intention to deal with sequential circuits at anything other than an introductorylevel, as their full treatment forms an entire branch of digital engineering. Sequential circuits can'tbe omitted from introductory texts on computer hardware because they are needed to implementregisters, counters, and shifters, all of which are fundamental to the operation of the centralprocessing unit. The conceptual organization of a sequential circuit is explained one by one in the below section. An input is applied to a combinational circuit using AND, OR, and NOT gates to generate an output that is fed to a memory circuit that holds the value of the output. The information held in this memory iscalled the internal state of the circuit. The sequential circuit uses its previous output together with its current input to generate the next output. This statement contains a very importantimplicit concept, the idea of a next state. Sequential circuits have a clock input, which triggersthe transition from the current state to the next state. The counter is a good example of a sequential machine because it stores the current count that is updated to become the next count. We ourselves is state machines because our future behavior depends on our pastinputs-if you burn yourself getting something out of the oven, you approach the oven withmore care next time.

Just as semiconductor manufacturers have provided combinational logic elements in single packages, they have done the same with sequential logic elements. Indeed, there are more special-purpose sequential logic elements than combinational logic elements. Practical flip-flops are more complex than those presented hitherto in this chapter. Real circuits have to cater for real-world problems. We have already said that the output of a flip-flop is a function of its current inputs and its previous output. What happens when a flip-flop is first switched on? The answer is quite simple. The Q output takes on a random state, assuming no input is being applied that will force Q into a 0 or 1 state.

A clocked flip-flop captures a digital value and holds it constant. There are, however, three ways of clocking aflip-flop.

1. Whenever the clock is asserted (i.e. a level-sensitive flip-flop).

2. Whenever the clock is changing state (i.e. an edge-sensitiveflip-flop).

3. Capture data on one edge of the clock and transfer it to theoutput on the following edge (i.e. a master–slave flip-flop).

A *level-sensitive* clock triggers a flip-flop whenever the clock is in a particular logical state (some flip-flops areclocked by a logical 1 and some by a logical 0). The clocked RSflip-flop of Fig. 3.11 is level sensitive because the RS flip-flopresponds to its R and S inputs whenever the clock input ishigh. A level-sensitive clock is unsuitable for certainapplications. Consider the system of Fig. 3.24 in which theoutput of a D flip-flop is

fed through a logic network andthen back to the flipflop's D input. If we call the output of theflip-flop the current Q, then the current Q is fed through thelogic network to generate a new input D.When the flipfloppies clocked, the value of D is transferred to the output togenerate Q_. If the clock is level sensitive, the new Q_can rush through the logic network and change D and hence the output. Thischain of events continues in an oscillatory fashion with the dog chasing its tail. To avoid such unstable or unpredictablebehavior, we need an infinitesimally short clock pulse to capture the output and hold it constant. As such a short pulsecan't easily be created; the edge-sensitive clock has been introducedto solve the feedback problem. Level-sensitive clockedD flip-flops are often perfectly satisfactory in applicationssuch as registers connected to data buses, because the duration of the clock is usually small compared to the time forwhich the data is valid.

II. Conventional Conditional Data Mapping D Flip-flop

Flip-Flops are the basic elements for storing information and they are the fundamental building blocks for all sequential circuits. Flip-flops have their content change only either at the rising or falling edge of the enable signal. But, after the rising or falling edge of the enable signal, the flip-flop's content remains constant even if the input changes. In a conventional D Flip Flop shown in Figure 2, the clock signal always flows into the D flip-flop irrespective of whether the input changes or not. Part of the clock energy is consumed by the internal clock buffer to control the transmission gates unnecessarily. Hence, if the input of the flip-flop is identical to its output, the switching of the clock can be suppressed to conserve power.

A large part of the on-chip power is consumed by the clock drivers. It is desirable to have less clocked load in the system. CDFF and CCFF in Section II both have many clocked transistors. For example, CCFF used 14 clocked transistors, and CDFF used 15 clocked transistors.



Figure 1: Conventional Conditional Data Mapping Flipflop Design

In contrast, conditional data mapping flip-flop (CDMFF) used only seven clocked transistors, resulting in about 50% reduction in the number of clocked transistors, hence CDMFF used less port than CCFF and CDFF. (Note that CDFF used double edge clocking. For simplicity purposes, we did not include the power savings by double edge triggering on the clock distribution network.) This shows the effectiveness of reducing clocked transistor numbers to achieve low power. Since CDMFF outperforms CCFF and CDFF in view of power consumption, we do not discuss CCFF or CDFF further in this paper.

III. Clock Pair Shared Flip-Flop Design

CDFF and CCFF use many clocked transistors. CDMFF reduces the number of clocked transistors but it has redundant clocking as well as Fig. 2. Clocked-pair shared flip-flop. a floating node. To ensure efficient and robust implementation of low power sequential element, we propose Clocked Pair Shared flip-flop (CPSFF, Fig. 2) to use less clocked transistor than CDMFF and to overcome the floating problem in CDMFF.



Figure 2: Clock Pair Shared Flip-Flop Design

IV. Our Proposed Low power ClockedPass TransistorFlip-Flop Design



Figure3: Our Proposed Low Power Clocked Pass Transistor flip-flop By using the Pass Transistor Logic family idea we are designing this circuit as well as by using the pass transistor logic we are using only one clocking transistor so it will be Consuming only less power in the clock network of the Flip flop when compared to all other circuits. As well as we are having only 6 Transistors excluding the not gates also. So we will be having much reduced power and area when compared to the other two designs. At the same time due to the reduced no of transistor count we can reduce the delay oriented things also. Thus we are reducing the overallswitching delay and power, area consumption. So this circuit will be acting as good sequential elements when compared to other flip-flop design



Figure4: Waveform Output of the Proposed Low Power Clocked Pass Transistor flip-flop

The graph represents the input & output characteristics of our proposed system from that we can clearly understand how it works as negative edge triggered flip-flop. There is some nano seconds delay is there even though it's a negligible amount only. Those delays can be further reduced by reducing the sizes of the transistor we are using in this circuit. Or by reducing the nano meter technology also we can reduce the constraints. The Layout design of the proposed new flip-flop is shown in the figure6 the area of that is mentioned at the downside of the layout. The Power consumption characteristics also mentioned below in figure5.



Figure 5: Layout of the LCPTFF Proposed Design



Figure6: Power Characteristic of the LCPTFF Proposed Design

Power & Area Comparison Table using CMOS12 um				
Туре	Power Consumption	Area Consumption		
Conventional CDMFF Design	0.454mW	270um ²		
Clock Pair Share Flip-flop (CPSFF)	15.232uW	225um ²		
Our Proposed Design (LCPTFF)	9.581uW	84um ²		

V. Tabulation				
Power & Are	a Compari	son Table using CM	OS12 um	

Thus the **Our Proposed Low Power Clocked Pass Transistor flip-flop**design shows much less power & Area constraints than the Existing two Flip-Flop designs. As well as the Proposed design will be having very less clock delay when compared to all other circuits. So it can be used in all the future sequential elements for high speed low SOC'c manufacturing.

VI. Conclusion:

In this Paper we proposed a new clocking System based D flip flop design which is named as Low Power Clocked Pass Transistor flip-flop Design. The Proposed system shows 59.25% Power improvement than the Existing Clock Pair Shared D Flip-Flop and it shows an improvement of 37.5% in area constraints. Thus our proposed system is having very less power and area constraints as well as it is having a very low power clocking system which will lead to improvement in the case implementation in future mobile devices. In future it can be very suitable for System On Chip SOC applications which will lead us to a brighter tomorrow with low power consumption. This can be much suitable for application of battery oriented operation for less power and area. In future we can add some other leakage reduction techniques and the power can be further reduced.

VII. Reference:

- Peiyi Zhao, Jason McNeely, WeidongKuang, Nan Wang, and "Design of Sequential Elements for Low PowerClocking System" *IEEE Transaction May 2011*
- [2]. H. Kawaguchi and T. Sakurai, "A reduced clock-swing flip-flop (RCSFF) for 63% power reduction," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 807–811, May 1998.
- [3]. A. Chandrakasan, W. Bowhill, and F. Fox, *Design of High-Performance Microprocessor Circuits*, 1st ed. Piscataway, NJ: IEEE Press, 2001.
- [4]. G. Gerosa, "A 2.2W, 80 MHz superscalar RISC microprocessor," *IEEE J. Solid-State Circuits*, vol. 29, no. 12, pp. 1440–1454, Dec. 1994.
- [5]. B. Nikolic, V. G. Oklobzija, V. Stojanovic, W. Jia, J. K. Chiu, and M. M. Leung, "Improved sense-amplifier-based flip-flop: Design and measurements," *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–883, Jun. 2000.
- [6]. S. D. Nafiziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T. J. Sullivan, and T. Grutkowski, "The implementation of the Itanium 2 microprocessor," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp.1448–1460, Nov. 2002.
- [7]. J. Tschanz, S. Narendra, Z. P. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-

[8]. triggered & dual edge triggered pulsed flip-flops for highperformance microprocessors," in *Proc. ISPLED*, Huntington Beach, CA, Aug. 2001, pp. 207–212.

- [9]. P. Zhao, J. McNeely, P. Golconda, M. A. Bayoumi, W. D. Kuang, and B. Barcenas, "Low power clock branch sharing double-edge triggered flip-flop," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 15, no. 3, pp. 338–345, Mar. 2007.
- [10]. C. L. Kim and S. Kang, "A low-swing clock double edgetriggered flip-flop," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 648–652, May 2002.
- [11]. P. Zhao, J. McNeely, S.Venigalla, G. P. Kumar, M. Bayoumi, N.Wang, and L. Downey, "Clocked-pseudo-NMOS flip-flops for level conversion in dual supply systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, to be published.
- [12]. H. Partovi, R. Burd, U. Salim, F.Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in *ISSCC Dig.*, Feb. 1996, pp. 138–139.
- [13]. F. Klass, C. Amir, A. Das, K. Aingaran, C. Truong, R.Wang, A. Mehta, Heald, and G. Yee, "Semi-dynamic and dynamic flip-flops with embedded logic," in *Symp. VLSI Circuits, Dig. Tech. Papers*, Jun. 1998, pp. 108–109.
- [14]. D. Markovic, B. Nikolic, and R. Brodersen, "Analysis and design of low-energy flip-flops," in *Proc. Int. Symp. Low Power Electron. Des.*, Huntington Beach, CA, Aug. 2001, pp. 52–55.
- [15]. J. Tschanz, Y. Ye, L. Wei, V. Govindarajulu, N. Borkar, S. Burns, T. Karnik, S. Borkar, and V. De, "Design optimizations of a high performance microprocessor using combinations of dual-Vtallocation and transistor sizing," in *IEEE Symp. VLSI Circuits, Dig. Tech. Papers*, Jun. 2002, pp. 218–219.
- [16]. J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*. Englewood Cliffs, NJ: Prentice-Hall, 2003.
- [17]. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits," *IEEE J. Solid-State Circuits*, vol. 32, no. 6, pp. 861–869, Jun. 1997.
- [18]. T. Sakurai, "Low –power CMOS design through Vth control and lowswing circuits," in *Proc. ISLPED*, 1997, pp. 1–6.
- [19]. C. K. Teh, M. Hamada, T. Fujita, H. Hara, N. Ikumi, and Y. Oowaki, "Conditional data mapping flip-flops for low-power and high-performance systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 12, pp. 1379–1383, Dec. 2006.
- [20]. D. A. Hodges, H. G. Jackson, and R. A. Saleh, Analysis and Design of Digital Integrated Circuits, 3rd ed. New York: McGraw-Hill, 2004.
- [21]. V. G. Oklobdzija, "Clocking in multi-GHz environment," in Proc. 23rd IEEE Int. Conf. Microelectron., 2002, vol. 2, pp. 561–568.