

Design of Adder in Multiple Logic Styles for Low Power VLSI

K.Venkata Siva Reddy¹, C.Venkataiah²

¹(PG Student, Dept. of ECE, R G M College of Engg. & Tech., Nandyal, India)

²(Assistant Professor, Dept. of ECE, R G M College of Engg. & Tech., Nandyal, India)

ABSTRACT

The main consideration for design and implementation of various logics and Arithmetic functions, such as an adder, are the choice of basic pass transistor approach due to their high operating speed and low power dissipation. The main objective of this paper is to design carry skip adder based on different technologies such as CPL (Complementary Pass Transistor Logic), DCVSPG (Differential Cascade Voltage Swing Pass Transistor Logic), SRPL (Swing Restore Pass Transistor Logic), and EEPL (Energy Economized Pass Transistor Logic). The performance of these circuits has to be compared by considering various parameters such as power consumption, delay, area, transistor count and PDP (Power Delay Product). These circuits have to be designed and simulated using DSCH3.1 and the results are to be compared with different technologies using microwind3.1.

Keywords - Carry Skip Adder, Pass Transistor, Power Consumption, Propagation Delay.

I. INTRODUCTION

Several circuit design techniques are compared in order to find their efficiency in terms of speed and power dissipation. The increasing demand for low-power VLSI (Very Large Scale Integration) can be addressed at different design levels, such as architectural, circuit layout, and the process technology level [1-3]. At the circuit design level, considerable potential for power savings exists by means of proper choice of a logic style for implementing combinational circuits. This is because all the important parameters governing power dissipation, switching capacitance, transition activity, and short-circuit currents are strongly influenced by the chosen logic style. Depending on the application, the kind of circuit to be implemented, and the design technique used, different performance aspects become important, disallowing the formulation of universal rules for optimal logic styles. Power dissipation has become a critical design metric for large number of VLSI circuits.

The exploiting market of portable electronic appliances fuels the demand for complex integrated system that can be powered by lightweight batteries with larger recharge time. Therefore, in modern VLSI era the demand of low power design style becomes a hot research topic.

This paper analyzes 16bit carry skip adder using pass-transistor logic styles. These implementations are compared based on transistor count, power dissipation, and delay and power delay product. The power delivered in the output is one of the main factors to analyze the power dissipation of the circuit. The designed adder circuit has reduced the power dissipation due to CPL circuit implantation because it uses n-MOSFET. The propagation delay of our circuit has reduced tremendously than the reported results. The propagation delay, power dissipation and power delay product has obtained for different known sub micron feature size [14].

II. DESIGN METHODOLOGY

A ripple-carry adder is the simplest so that it is easy to design but is only practical for the implementation of additions with a relatively small word length because the linear dependence of the adder speed on the number of bits makes the usage of the ripple-carry adder rather impractical; since the carry bit “ripple” from one stage to the other, the delay through the circuit depends on the number of logic stages that must be traversed and is a function of the applied input signals.

Fig1. Shows ripple-carry adder constructed by cascading full adders in series. In ripple carry adder every full adder cell has to wait for the incoming carry before an outgoing carry can be generated [4].




Figure 1: Ripple carry adder

This dependency can be eliminated by introducing an additional bypass (skip) to speed up the operation of the adder. An incoming carry $C_{in}=1$ propagates through complete adder chain and causes an outgoing carry $C_{out}=1$ under the conditions that all propagation signals are 1. This information can be used to speed up the operation of the adder, as shown Fig 2. When $BP = P_0P_1P_2P_3 = 1$, the incoming carry is forwarded immediately to the next block through the bypass and if it is not the case, the carry is obtained via the normal route.




Figure 2: 4-bit Carry skip adder

By cascading four 4 bit carry skip adders in series we can construct 16 bit carry skip adder which is shown in figure 3. In the same way we can construct 32, 64 carry skip adders also.




Figure3: 16 bit Carry skip adder

III. Carry Skip Mechanics

Boolean equations:

From the full adder circuit shown in figure 4.

Carry propagate $P_i = A_i \oplus B_i$,

Sum $S_i = P_i \oplus C_i$ and

Carry out $C_{i+1} = A_i B_i + P_i C_i$. From these equations we can observe if $A_i = B_i$ then $p_i = 0$, it makes carry out C_{i+1} depends only on A_i and B_i that is $C_{i+1} = A_i B_i$

Carry out $C_{i+1} = 0$ if $A_i = B_i = 0$

Carry out $C_{i+1} = 1$ if $A_i = B_i = 1$

If $A_i \neq B_i$ then $P_i = 1$ Carry out C_{i+1} is equal to the input carry C_i . So for all the input combinations which are not equal the outgoing carry C_{i+1} is equal to the input carry C_i .





Figure 4: Full adder



(A) AND Gate


(B) XOR Gate

III. Non-Clocked Pass gate logics

A logic style is the way how a logic function is constructed from a set of transistors. It influences the speed, size, and power dissipation and wiring complexity of a circuit. All these characteristics may vary considerably from one logic style to another and thus make the proper choice of logic style crucial for circuit performance.

Complementary Pass Transistor Logic (CPL)

The full adder circuit designed by using complementary pass transistor logic (CPL) has swing restoration ability. The basic difference between the pass-transistor logic and the complementary CMOS logic styles is that the source side of the pass logic transistor network is connected to some input signals instead of the power lines. The advantage is that one pass-transistor network (either PMOS or NMOS) is sufficient to implement the logic function, which results in smaller number of transistors and input loads especially when NMOS network used. However, pass-transistor logic has an inherent threshold voltage drop problem. The output is a weak logic “1” when logic “1” is passed through a NMOS and a weak logic “0” when logic “0” is passed through a PMOS [2-5, 9]. Therefore, output inverters are also used to ensure the drivability.



(C) OR Gate

Figure 5: (A) AND, (B) XOR, (C) OR Gate using Complementary Pass Transistor Logic

Differential Cascade Voltage Swing Pass Transistor Logic (DCVSPL)

The DCVS logic with the pass gate is a means of extending the performance benefits associated with DCVSL into pass gate topologies. The performance of DCVSPG logic can be extended by implementing pass gate topology. Static DCVSL is a differential style of logic which requires both true and complementary signals to be routed to gates. Two complementary NFET switching trees are connected to cross-coupled PFET transistors [2-5]. Depending on the

differential inputs, one of the outputs is pulled down by the corresponding NFET network. The cross-coupled PFET transistors then latch the differential output. Since the inputs drive only the NFET transistors of the switching trees, the input capacitance is typically two or three times smaller than that of the conventional static CMOS logic[3,10,11].

In DCVSPG, both the NFET and PFET contribute to pull up performance, and both true and complement outputs are actively driven to their logical value. The PFET device sizing sensitivity problem in conventional DCVS is also eliminated. So that improperly sized PFET does not affect functionality. The DCVS logic with the pass gate is a means of extending the performance benefits associated with DCVSL into pass gate topologies. Static DCVSL is a differential style of logic requiring both true and complementary signals to be routed to gates [12-13]. Depending on the differential inputs, one of the outputs is pulled down by the corresponding NFET network. The cross coupled PFET transistors then latch the differential output.






Figure 6: (A) AND Gate (B) XOR Gate (C) OR Gate Using Differential cascade voltage swing pass transistor logic

Energy Economized Pass Transistor Logic (EEPL)

The improvement to pass gates is to restore full voltage level swing while avoiding the FET horsepower necessary to overcome the hysteresis of the latch [2-5, 10, 11]. EEPL reduces power Consumption and delay by interrupting the feedback of the latches forming the load circuit in the Structure, allowing reduction in the width of the NFET devices comprising the evaluate tree. The Device width reduction further contributes to the power reduction. The circuit action simultaneously provides regenerative positive feedback, providing shorter delays than comparative CPL circuits. EEPL will be a valuable logic element in low power applications where performance is still essential.



(A) AND Gate (B) XOR Gate



(C) OR Gate

Figure 7: (A) And Gate (B) XOR Gate (C) OR Gate Using Energy economized pass transistor logic (EEPL)

Swing Restored Pass Gate Logic (SRPL)

The generic SRPL gate consists of two main parts as shown in fig8. A complementary output pass transistor logic network that is constructed of n-channel devices and latch type swing restoration circuit consisting of two cross coupled CMOS inverters. The gate inputs are of two types: Pass variables that are connected to the drains of the logic

network transistors and control variables that are connected to the gates of the transistors. The logic network has the ability to implement any random Boolean logic function. The complementary outputs of the pass transistor logic network are restored to full swing by the swing restoration circuit [1].




Figure 8: (A) And Gate (B) XOR Gate (C) OR Gate using Swing restored pass gate logic

IV. Results

16 bit Carry skip adder has implemented in different pass transistor techniques and is simulated using CAD tools DSCH3 and microwind3.1 in submicron in regime. All the schematics were drawn using 65nm technology with a 1 V supply voltage. The calculation of power, delay, power delay product and area were carried out for 16 bit carry skip adder in CPL, DCVSPG, EEPL, SRPL logic style and the values are shown in Table 1.

Table1: Performance of 16 bit carry skip adder in all the logic styles for 65nm technology.

| Logic style | Power consumption | Delay | Power delay product | Area (μm^2) |
|-------------|-------------------|-------|---------------------|--------------------------|
|-------------|-------------------|-------|---------------------|--------------------------|

| | (mw) | (ns) | | |
|-------|-------|-------|-------------------------|-------|
| CPL | 0.555 | 0.448 | 0.224×10^{-12} | 9537 |
| DCVSG | 0.787 | 0.807 | 0.635×10^{-12} | 11429 |
| SRPL | 4.550 | 1.186 | 5.396×10^{-12} | 16601 |
| EEPL | 5.512 | 1.520 | 8.378×10^{-12} | 19390 |

Table2: Performance of 16 bit carry skip adder in all the logic styles for 90 nm technology.

| Logic style | Power consumption (mw) | Delay (ns) | Power delay product | Area (μm^2) |
|-------------|------------------------|------------|-------------------------|--------------------------|
| CPL | 1.245 | 1.040 | 1.294×10^{-12} | 15742 |
| DCVSPG | 1.896 | 1.840 | 3.488×10^{-12} | 18854 |
| SRPL | 14.766 | 2.700 | 39.86×10^{-12} | 27534 |
| EEPL | 18.623 | 3.445 | 64.15×10^{-12} | 31629 |

The graphs below shows power, delay, area, power delay product for different logics in 65nm technology.




Fig9: Logic styles Vs Power dissipation for 16 bit carry skip adder




Fig10: Logic styles Vs Delay for 16 bit carry skip adder




Fig11: Logic styles Vs PDP for 16 bit carry skip adder




Fig12: Logic styles Vs Area for 16 bit carry skip adder

V. CONCLUSION

This paper analyzes power-dissipation, propagation delay, power delay product of 16 bit adder circuit using different types of pass gate such as CPL, DCVSPG, SRPL, EEPL logic styles. It is found that the CPL adder circuit is faster and gives better performance in terms of power consumption, propagation delay, power delay product.

ACKNOWLEDGEMENTS

The authors wish to thank the Management and HOD of ECE Department of Rajeev Gandhi Memorial College of Engg. &Tech., Nandyal, Andhra Pradesh, India for providing facilities for the work.

REFERENCES

- [1] Reto Zimmermann and Wolfgang Fichtner "Low-Power Logic Styles:CMOS versus Pass Transistor Logic"IEEE journal of Solid-State Circuits, Vol.32, No.7, April 1997,pp.1079-1090.
- [2] D. Markovi, B. Nikoli and V.G. Oklobdzija "A general method in synthesis of pass-transistor circuits" Microelectronics Journal 31, 2000, pp.991-998.
- [3] Fang-shi Lai and Wei Hwang, "Design and Implementation of Differential Cascade Voltage Switch with Pass-Gate (DCVSPG) Logic for High-Performance Digital Systems" IEEE Journal of Solid-State Circuits, Vol.32, No.4, (April 1997),pp.563-573.
- [4] "A Carry Skip Adder with Logic Level", by Kim, Kwang Yoal, University of Rostock Electrical Engineering and Information Technology, Germany.
- [5] Anantha P. Chandrakasan, Robert W. Brodersen, "Low Power Digital CMOS Design" Kluwer Academic Publishers, 1995.
- [6] Jan M Rabaey and Massoud Pedram "Low Power Design Methodologies" Boston Kluwer Academic Publishers, 1996.
- [7] Farid N. Najm "A survey of power estimation techniques in VLSI circuits" Invited paper, IEEE Transactions on VLSI Systems, vol. 2, December 1994, pp. 446-455.
- [8] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltage swing nodes," in Proc. IEEE Workshop Signal Processing Systems, Oct. 1999, pp. 713-722.
- [9] Peter Celinski, Jose F. Lopez, S. Al-Sarawi and Derek Abbott "Low depth, low power carry look ahead adders using threshold logic" Microelectronics Journal 33, 2002, pp.1071-1077.
- [10] Kilburn T., D. B. G. Edwards, and D. Aspinall, "Parallel Addition in Digital Computers: A New Fast "Carry" Circuit", Proceedings of IEE, Volume 106, pt B, p.464, September 1959.
- [11] Oscar T.-C. Chen, Robin Ruey-Bin Sheen and Sandy Wang "A Low-Power Adder Operating on Effective Dynamic Data Ranges" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol.10, No.4, August 2002, pp.435-453.
- [12] G.A. Ruiz and M. Granda "An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit" Microelectronics Journal 35, 2004, pp.939-944.
- [13] Michael J. Schulte, Kai Chirca, John Glossner, Haoran Wang, Suman Mamidi, Pablo Balzola, Stamatis Vassiliadis, "A Low-Power Carry Skip Adder with Fast Saturation" Proceedings of the 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'04)2004, pp. 269-279.
- [14] "An efficient 16 bit Non-Clocked Pass Gates Adder Circuit with Improved Performance on Power Constraint" by C.Senthilpari, Faculty of Engineering & Technology, Multimedia University, Jalan Ayer, Keroh Lama,75450 Melaka,Malaysia

BIOGRAPHIES

¹**K.Venkata Siva Reddy** received Bachelor of Technology in Electronics and Communication Engineering from JNTU, Hyderabad. He is currently in the Master of Technology program in embedded systems from RGM CET (Autonomous), Nandyal.

²**C.venkataiah** received Master of Technology in VLSI from NIT, Hamirpur, Hiamachal Pradesh, India. He is currently working as Asst.Professor in Electronics and Communication Engineering department, RGM CET (Autonomous), Nandyal